


IRI Frankfurt


Norbert Abel, Christian Stöllein, Udo Kebschull

Partitions and Partial Reconfiguration

History




Motivation



Black, Donovan, Bunton, Keist
„SystemC: From the Ground Up“


Motivation

- High Level Synthesis
- Team Design
- Hierarchical Design & Re-Use




Partitions


Partitions are Xilinx's approach to Team Design and Hierarchical Design
Tool: PlanAhead




RTL Project




RTL Project




RTL Project




RTL Project




RTL Project



RTL Project



RTL Project




RTL Project

The screenshot shows the PlanAhead 13.2 software interface. The top half displays the Project Manager and Synthesis & Implementation Out-of-date window. The Project Manager lists Project Settings, Add Sources, IP Catalog, Elaborate, Behavioral Simulation, and Project Summary. The Synthesis & Implementation Out-of-date window shows project details like xc6slx150tffg900-3, main, and implementation statistics for xc6slx150tffg900-3, including Part: xc6slx150tffg900-3, Strategy: ISE Defaults, Unit: 1.0 %, Fmax: 502.76 MHz, Timing Score: 0, and Unrouteable: 0. The bottom half shows an RTL logic diagram:


```
graph LR; clk_p((clk_p)) --> ibufds[IBUFGDS]; clk_n((clk_n)) --> ibufds; ibufds --> team1_inst[team1_inst]; ibufds --> team2_inst[team2_inst]; team1_inst -- clk --> led1[led1[3:0]]; team2_inst -- clk --> led2[led2[3:0]]
```

The diagram consists of an IBUFGDS block (labeled clkbufds) with inputs clk_p and clk_n. Its outputs connect to two DFF blocks labeled team1_inst and team2_inst. Each DFF has an output led[3:0] which drives an LED block labeled led1[3:0] and led2[3:0] respectively.


RTL Project




RTL Project




RTL Project




RTL Project



RTL Project




RTL Project



3 Levels of Design Preservation:

- Synthesis
- Placement
- Routing

NGC Project




NGC Project

Differences to the RTL Project:

Sources: NGC files (netlists)

==> Requires external synthesis

Instantiates team1 and
team2 as **black box**





general Synthesis hints:

- deactivate automatically generated I/O buffers
- instantiate all I/O buffers directly

NGC Project

Differences to the RTL Project:




- 3 Levels of Design Preservation:**
- Synthesis (**same as Implement**)
 - Placement
 - Routing

Partial Reconfiguration

Requires a special
PR-License

**No patches needed
any longer!**




Partial Reconfiguration

PR designs are NGC designs

Sources: NGC files (netlists)

==> Requires external synthesis

Instantiates subcomponents
as black boxes




general Synthesis hints:


- deactivate automatically generated I/O buffers
- instantiate all I/O buffers directly

no BUFGs, PLLs,
DCMs, etc. allowed


Partial Reconfiguration




Partial Reconfiguration




Partial Reconfiguration




Partial Reconfiguration




Partial Reconfiguration




Partial Reconfiguration




Partial Reconfiguration




Partial Reconfiguration




Partial Reconfiguration




Partial Reconfiguration




Partial Reconfiguration




Partial Reconfiguration




Partial Reconfiguration




Partial Reconfiguration




Partial Reconfiguration




Partial Reconfiguration



Partial Reconfiguration



Partial Reconfiguration




clicking on the apply button again.

For Help, press F1

xc4vfx20-11ff672 | No Logic Changes | Web Cards

Conclusion



Problems:

- Timing
- change of **static** Module causes rebuild of **all** Modules
- a Areas using m Modules
=> m configurations
=> m full implementation runs
=> m full bitfiles
=> a • m partial bitfiles
- no support of Spartan-6

Our aims:

- clear Timing
- strict module separation
- movable bitfiles

Questions?